Quantcast
Channel: Data converters forum - Recent Threads
Viewing all 5988 articles
Browse latest View live

ADS8319: Data converters forum

$
0
0

Part Number: ADS8319

Dear all,

I would like to ask following questions about datasheet.

1.According to Fearture on page 1 of the data sheet, the input voltage range is indicated as Single-Ended Input Range: 0 V to VREF.

   Is it safe to assume that this input voltage range has the same meaning as the Pseudo differential analog input range?

2.According to Recommended Operating Conditions on page 4 of the data sheet, the reference voltage is written as follows.

    I would like to use the reference voltage at 4.5V. Is there any problem?

I need to know the answers above quickly

I would appreciate it if you could get back to me right away.

Best Regards,

Y.Ottey


DDC114: FPGA reference code (either xilinx & altera)

$
0
0

Part Number: DDC114

Hi Team,

Customer is asking if we have existing FPGA code can share? Customer is working on the H/W design now.

Thanks!

Andrew

ADS54J54EVM: LMK's is not locking

$
0
0

Part Number: ADS54J54EVM

Hi,

We just received a ADS54J54EVM (PCB REV C). I connected the 5V supply and USB and ran the GUI. Then I downloaded the “ADS54J54_500M_442.cfg” configuration file (actually went through all the steps in the EVM’s user guide and GUI does have connection to the EVM). None on the 4 LEDs connected to LMK is illuminated and all the LMK outputs seem to be silent. Is it supposed to work without any other modifications to the register than is done by the config file? Do I have to change any of the configuration jumpers or anything like that? What is the default clock configuration according to the config file I mean PLL1 locks to what and PLL2 locks to what (MUX positions, enables etc)?

 

Regards/Ramin

PS. I just checked Y2 (100MHz VCXO) and its completely dead, even though Jumper J6 is on. Any advise? 

ADS125H02EVM: ADS125H02EVM TIVA Control-Interface description

$
0
0

Part Number: ADS125H02EVM

Dear Forum Team,

i am currently using the ADS125H02EVM together with "Delta-Sigma EvaluaTIon Software" via TivaWareGeneric Bulk Device.

This works quite fine, if i do not request too many samples (>300000). But no problem, keeping the samplecount < 300000 did the job.

But now i need to setup somehow automated tests and would like to write my own code to control the EVM. Is there any description / app-note / howto describing the EVM / TIVA interface?

Thanks in advance

Martin Jentsch

AFE4490SPO2EVM: Windows 10 signed drivers availability

$
0
0

Part Number: AFE4490SPO2EVM

Part Number: AFE4490SPO2EVM

Any news on Windows 10 64-bit signed drivers for this Texas Instruments board?

I did ask this question about four months ago when at that time there were no Windows 10 drivers available.

It would certainly help if some Windows 10 drivers are being released in the next couple of months as it would help with our University undergraduate labs.

Regards, David

CCS/DAC102S085: The DAC_B of DAC102S085 is shify.

$
0
0

Part Number: DAC102S085

Tool/software: Code Composer Studio

Hi, 

When I was writing to DAC102S085, for example I write a word 0x5E1C to set DAC_B to output a voltage, the value is shifty, not stable. 

Next is my program and waveform.

Please help me how can I resolve it.

#include <msp430.h>

unsigned char RXData = 0;
unsigned char TXData;

int main(void)
{
WDTCTL = WDTPW | WDTHOLD;

P1SEL0 |= BIT5 | BIT6 | BIT7; // set 3-SPI pin as second function
P1DIR |= BIT1;
P1OUT |= BIT1;

UCA0CTLW0 |= UCSWRST; // **Put state machine in reset**
UCA0CTLW0 |= UCMST|UCSYNC|UCMSB|UCCKPL|UCCKPH; // 3-pin, 8-bit SPI master
// Clock polarity high, MSB
UCA0CTLW0 |= UCSSEL__ACLK; // Select ACLK
UCA0BR0 = 0x02; // BRCLK = ACLK/2
UCA0BR1 = 0; //
UCA0MCTLW = 0; // No modulation
UCA0CTLW0 &= ~UCSWRST; // **Initialize USCI state machine**
UCA0IE |= UCRXIE; // Enable USCI_A0 RX interrupt

PM5CTL0 &= ~LOCKLPM5; // Disable the GPIO power-on default high-impedance mode
// to activate previously configured port settings


while(1)
{

P1OUT &= ~ BIT1;
UCA0IE |= UCTXIE;
__bis_SR_register(LPM0_bits | GIE); // enable global interrupts, enter LPM0
TXData = 0x1C;


UCA0IE |= UCTXIE; // Enable TX interrupt
__bis_SR_register(LPM0_bits | GIE); // enable global interrupts, enter LPM0
TXData = 0x5E;
__delay_cycles(100);

P1OUT |= BIT1;
__delay_cycles(60);

}


}

#if defined(__TI_COMPILER_VERSION__) || defined(__IAR_SYSTEMS_ICC__)
#pragma vector=USCI_A0_VECTOR
__interrupt void USCI_A0_ISR(void)
#elif defined(__GNUC__)
void __attribute__ ((interrupt(USCI_A0_VECTOR))) USCI_A0_ISR (void)
#else
#error Compiler not supported!
#endif
{
switch(__even_in_range(UCA0IV,USCI_SPI_UCTXIFG))
{
case USCI_NONE: break; // Vector 0 - no interrupt
case USCI_SPI_UCRXIFG:
RXData = UCA0RXBUF;
UCA0IFG &= ~UCRXIFG;
__bic_SR_register_on_exit(LPM0_bits);// Wake up to setup next TX
break;
case USCI_SPI_UCTXIFG:
UCA0TXBUF = TXData; // Transmit characters

UCA0IE &= ~UCTXIE;
break;
default: break;
}

DAC80501: OPN Differences

$
0
0

Part Number: DAC80501

Hello,

Can you please advise the differences between PDAC80501MDQFT and DAC80501MDQFT?

Also, may I know what P stands for in PDAC80501MDQFT?

Thank you

ADS1118-Q1: System Performance Estimation for Different FSR

$
0
0

Part Number: ADS1118-Q1

Hi,

I am looking into the system performance data of ADS1118-Q1 datasheet. While most of the data are listed with +/-2.048V FSR, would there be any ways to derive  corresponding value for other FSR settings like +/-4.096V to estimated the performance?

Thanks for your help!

Peiheng.


ADS1115: ADS1015EVM-PDK

$
0
0

Part Number: ADS1115

Hi,

i need to debug to get the result for customer. so could you help me?

Where could I get the ads1115evm-pdk-plug-in-1.0.0.exe? When i download this from the ti.com, then the interface below shows.

about other information:

thanks very much.

joise wu

DAC8822: I use dac8822 to Converting Digital Signal to Analog Signal,the Digital Signal from ads8584,but I can not get right Analog Signal.

$
0
0

Part Number: DAC8822

I use dac8822 to Converting Digital Signal to Analog Signal,the Digital Signal from ads8584,but I can not get right Analog Signal.

I input sinusoidal wave and convert it to digital signal with ads8584,This digital signal is directly given to DAC8822, but the output waveform of DAC8822 is square wave, which is consistent with the frequency of the input sine wave, and can be changed according to the input.

I want to know why and how to recover to sinusoidal wave.

DAC1220: DAC1220 to USB type A

$
0
0

Part Number: DAC1220

Hello Experts,

I want to control DAC1220 through the computer using SPI.

USB type-A pinout >> Vcc, D+, D-, GND

DAC1220 SPI pinout >> SCLK, SDIO

How should I /is it possible to interface, USB (with this pinout to DAC) with DAC1220?

Thanks 

ADC084S021: About voltage drop when switching channels.

$
0
0

Part Number: ADC084S021

Hi team.

I'd like to know the voltage drop when switching channels.

I got a waveform when voltage drop.

ch3(GND)→ch4(5V)

I think, it is charge injection.

Is it correct?

And then,

If the condition is as follows, ch4 will not appear.

Why is this?

ch3(5V) → ch4(5V)

Is the memory effect due to the package pin capacitance (c1)?

As a countermeasure, should I input voltage to all channels?

Sincerely.

Kengo.

ADS1148: Use Internal Reference

$
0
0

Part Number: ADS1148

Greetings,

I want to use internal reference for all the input channels, so should i leave pins REFP0 , REFN0, REFP1 and REFN1 floating ??

Any advice will be of great help. Thanks.

DAC082S085: Lower current consumption DAC

$
0
0

Part Number: DAC082S085

Hello,

Our customer is using very low power 10bit 2ch DAC for DC reference voltage generation on battery derived sensor equipment.

They are aiming to achieve 5year or more battery life.

Non TI 2ch DAC is specified 1.7uA@3.3V consumption.

We try to replace it by DAC082S085 but current consumption is 190uA even Fsck=0.

Would you introduce us suitable 2ch 8-10bit low power DAC?

 

Regards,

Mochizuki

ADC12D1600: Pin assignments table - errors in ultralibrarian file

$
0
0

Part Number: ADC12D1600

Hi -

Please could I get an accurate pin assignments table (csv/xls) ?  Your ultralibrarian file is incomplete (e.g. pin J17 label is "J17").

Thanks, David


ADS1298: interference

$
0
0

Part Number: ADS1298

Hi Team,

Customers used ADS1298R to make a 12-lead ECG detection. Using ECG analog generator as input signal, the measured signal is good, as shown in Fig. 1, but when RA, LA and RLD are attached to the body, the waveform becomes very strange, as shown in Fig. 2. What is the interference? Any suggestions?

Regards,

Amy

ADC3443: PCN status check

AFE5809: IBIS Model for AFE5809

$
0
0

Part Number: AFE5809

Hi,

Where Can I get IBIS model for AFE5809. I have checked in the TI website i couldn't find. Can you please share us the IBIS model.

Regards,

Krithika R

DAC38RF82: DAC38RF82 JESD Link Configuration Error and Lane2 FIFO error

$
0
0

Part Number: DAC38RF82

hello,Jim

             we are testing DAC38RF82 now, we face some problems and need your help;

Firstly,Project Requirements:

1.FDac(DACCLK)=7200M,External Diff Clk;

2.Single DAC(DAC A)

3. 1 IQ pairs

4. 8 serdes lanes

5.Interprolation=6

6.output IF analog signal=1.7GHz

7.LMFSHD=82121

8.sysref=10MHz

9.FPGA  GTH refclk=150MHz

 

Secondly,Our DAC38RF82 register configuration :

 address                            data

  0x00                              0x7860

  0x01                              0x1880

 0x40A                             0x7003

 0x40B                            

 0x40C

 0x423                             0x03F3

 0x424                             0x1000

 0x431                             0x0200

 0x43B                            0x1002

 0x43C                            0x0029

 0x43E                            0x0929

 0x10A                            0x83B0

 0x10C                           0x2422

 0x10D                           0x8300

 0x10F                           0x1F83

 0x11C                           0x0000

 0x11E                           0x71C7

 0x11F                           0xC71C

 0x120                           0x3C71

 0x124                           0x0020

 0x125                           0x6300

 0x127                           0x2124

 0x128                           0x0100

 0x130                           0x0000

 0x132                           0x0800

 0x146                           0x0044

 0x147                           0x190A

 0x148                           0x31C3

 0x14A                           0xFF03

 0x14B                          0x1300

 0x14C                          0x1307

 0x14D                          0x0101

 0x14E                          0x0F4F

 0x14F                          0x1CC1

 0x150                          0x0000

 0x151                          0x00FF

 0x152                          0x00FF

 0x15C                         0x0003

 0x15F                         0x3210

 0x160                         0x5764

The Problems:

1. We read register  0x64 to 0x6D ,the result as below(DACLANE0_Error ~ DACLANE7_Error)

 DACLANE0_Error ~ DACLANE7_Error=0x2000

 DACLANE2_Error =0x2008

2.The JESD204B Link chain between DAC and FPGA is  always attemping to establish

ADS8319: Data converters forum

$
0
0

Part Number: ADS8319

Dear all,

I would like to ask about Daisy-Chain option in ADS8319.

For the ADS8319, how many channels can be sampled simultaneously using the Daisy-Chain Option?

I need to know the answers above quickly

I would appreciate it if you could get back to me right away.

Best Regards,

Y.Ottey

Viewing all 5988 articles
Browse latest View live


<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>