Quantcast
Channel: Data converters forum - Recent Threads
Viewing all 5988 articles
Browse latest View live
↧

ADS1299: Internal TEST signal problem

November 8, 2018, 4:24 am
$
0
0

Part Number:ADS1299

Hello There, 

I've been working with the ADS1299 for some months, and I'm on the stage of testing the Internal Signal of the Device.
I'm working with a Master-Slave architecture  where I'm using an evaluation board for ARM Cortex M4 Chip as a Master Device and the Daughter Board of ADS1299 as the slave. Here is a block diagram just to put you in context.

The problem comes when I'm plotting the data, the square wave is getting somehow 'corrupted' and I can see some "steps" at some points, I've been struggling with this for more than a week and I'm wondering if you have an idea of what can be happening. The plotted data looks like this. I  just want to clarify that the amplitude is not the right one and we can ignore that for now. Also, I've notice that if I increase the Output Data Rate, the same problem happens, but takes more samples for the problem to appear, so I suppose the issue is somehow related with the output data rate.

The SPI communication is working, I can read all the Registers and I can read back the data. I'm using the device in RDATA mode. Handling the DRDY with an Interrupt and an output data rate of 250 SPS. Then saving this data in a buffer, and when 250 samples are stored, triggering another interrupt for sending the data via UART to USB converter to the computer.

These are my complete register Settings shown in the COM Terminal.  

With an Oscilloscope I can see the STATUS  data followed by the other Chanel's going  positive and negative, so I assume is not a problem of converting the data to Two's complement.

 

I hope you can help me out with this. If you need any additional information I´m Happy to supply it.

Thanks in advance.

Best regards, 
Moisés.

↧
Search

TLA2024: The application of the TLA2024

November 8, 2018, 7:00 am
$
0
0

Part Number:TLA2024

Hi Sir :

For TLA2024IRUGR, there is a Common-mode input impedance 6Mohm@FSR = ±2.048 V.

Is it necessary to add an OP amp before the signal into the ADC pin for the impedance concern, if the voltage divider resistor values <10Kohm?

PS: the target accuracy is 0.05%

Thank you!

Samuel

↧
↧

ADS131E08S: Sample Code in C [ADS132E08S]

November 8, 2018, 7:13 am
$
0
0

Part Number:ADS131E08S

Dear all,

I'm currently working with ADS131E08S IC. I discovered that there is some kind of "sample code" available for that chip. Could you please share it with me? I'm facing a little trouble with "continuous mode" and hopefully find some inspiration in your example.

Best regards,

Wojtek

↧

ADS1216: how do you start a conversion with this device?

November 8, 2018, 8:49 am
$
0
0

Part Number:ADS1216

is there more information on this device?

my set up is as follows:

1.- 1st frame:  590047h = unipolar

2.- 2nd frame: 50000Ch = fosc/256, Vref int, Vre 2.5V, Buff off, MSB 1st

3.- 3thd frame: 510008h = channel 0, with COMM

4.- wait for DRDYn = 0

5.- 4th frame:  01h = read data  = 24 bits follow (data value appears correct)

6.- wai for DRDYn = 1

7.- then DRDYn stay high for 125ms (??)

any suggestions

Please email me more info on this part

Data sheet is not complete

Thank you

Fausto Bartra

fbartra@tekran.com

↧

ADC32RF45EVM: HSDC Pro Capture and analysis Window difference

November 8, 2018, 9:43 am
$
0
0

Part Number:ADC32RF45EVM

I have a couple of questions on the capture modes of the HSDC Pro. It was not clear in the user guide. 

1. If I have averaging enabled with 8 number of captures and the # of samples is set to 65536 and the analysis window set to 8192, does it mean that a total of 65536 * 8 samples is captured and then the first 8192 samples of each of the 65536 blocks is FFTed and then averaged to give the output ? 

2. If I have continuous capture enabled with the above setting, is it a rolling average of the last 8 captures or every time the above operation is continued and a new non overlapped average FFT is displayed? 

Thanks 

↧
↧

ADS5263EVM: Will this ADC work well with Digilent FPGA dev board?

November 8, 2018, 11:55 am
$
0
0

Part Number:ADS5263EVM

Hi, I am working on a project that requires an FPGA development board as well as an ADC that meets the specs of this board. I was wondering if this eval board would work with a Nexys Video Artix-7 FPGA. I know there is an LVDS to FMC adapter board that could connect the two boards, but I would like some advice. An alternative, low-cost FPGA development board that could work directly with the ADC would be of value as well.

Thank you,

Clayton Golz

↧

DAC38J84: Question about speed

November 8, 2018, 12:38 pm
$
0
0

Part Number:DAC38J84

I am a bit confused about the speed of this product. 

In DAC37J84, DAC38J84's data sheet Table 11, If interpolation is chosen to be 1, does it mean that each channel can output a 16-bit 1.23G sample/sec signal?

In another way, does it mean that in 7.2(Functional Block Diagram), under the above-mentioned mode, each output of the SERDES interface will produce a 16-bit 1.23GHz parallel signal?

Thank you.

Weiyu

↧

DAC38J84: Question about speed

November 8, 2018, 1:31 pm
$
0
0

Part Number:DAC38J84

Thank you for your quick response.

Then, there is another confusion. In Table 11, if, for each channel number of bits is 16 and sampling frequency is 1.23GHz, then the required data through SERDES is 4*1.23G*16=78.72Gbps. But this doesn't match max f_serdes in Table 11. Am I wrong anywhere?

 I would like to use DAC37J84EVM on my Xilinx KC705 development board. 

Is there any application note or tutorial about the interface protocol between them?

Thanks

Weiyu

↧
Search

ADS1278: Code example to operate the ADS1278

November 8, 2018, 1:57 pm
$
0
0

Part Number:ADS1278

I am looking for example code on how to operate the 24-bit ADC (ADS1278, 1274). Specifically, I'm trying to see how to establish spi comms. I've read in the data sheet that the SYNC pin acts as a chip select, but I want to see an example to be sure.

Related question: (e2e.ti.com/.../665443)

Thanks in advance!

↧
↧

ADS8688: ADS8688 reference software code on FPGA

November 8, 2018, 5:36 pm
$
0
0

Part Number:ADS8688

Hi team,

Do you have the ADS8688 reference software code for FPGA? Thanks.

Regards

Robin Liu

↧

1k~100kHz sine wave generator & detector

November 8, 2018, 6:18 pm
$
0
0

hi all，

I need to produce a sine wave with the frequency of  1k to 100kHZ， and amplitude of  1mV~100mV，  can you give a a recommendation IC for that ， thanks, Can I use DAC8532 for that.

and i also need to test the sine wave 's peak value of root square value， is it possible to measure it with a normal  AD converter？ or it needs some peripheral circuits ， please give me some advise 

thank you  

↧

DAC904: power-up sequence

November 8, 2018, 6:29 pm
$
0
0

Part Number:DAC904

Hi Team,

My customer considers to use DAC904 with VA=5V, VD=3.3V.
Is there recommended power-up sequence between supplying VA and VD?

Best Regards,
Yaita

↧

DAC8775: Output voltage

November 8, 2018, 6:48 pm
$
0
0

Part Number:DAC8775

Hi Sir 

May I know have any DAC can keep output voltage without any SPI command when the power supply re-turn on ?

For example ,if I setup DAC output is -5V ,when I re-turn on the power supply ,the DAC output is still -5V

Thanks

↧
↧

ADC3422EVM: All pins info. for Port J13 on adc3422EVM board

November 8, 2018, 10:10 pm
$
0
0

Part Number:ADC3422EVM

Hi all,

we bought three module ADC 3422EVM, ADS5263EVM, ADC3442EVM, also with TSW1400 motherboard.

ADC 3422EVM works normally with TSW1400, then we would like to connect ADC 3422EVM with its J13 port,

bur we didn't find more description about how adc3422's pins (like DA0P, DA0M..etc) linked to EVM boards J13's pins

Could you provide more information about each pins in port J13 on EVM board related to which pin number of adc3422 ?

if possible, please also provide same information for other two modules,

adc3422 user manual

www.ti.com/.../adc3422.pdf

adc3422evm user manual:

www.ti.com/.../slau579d.pdf

thank you

↧

Difference between Flash ADC and SAR ADC

November 8, 2018, 11:28 pm
$
0
0

Hi TI team,

Can anyone tell which one is better for better noise rejection capability? What are the advantages of SAR over the Flash ADC? Specify some Flash type ADC in TI

Thanks,

↧
Search

THS8135: THS8135 is NRND

November 9, 2018, 2:00 am
$
0
0

Part Number:THS8135

What is the expected longevity of the THS8135 -  it is used in a current product ?

It is showing as NRND ?

↧

ADS7853: Concern with SPI interface

November 9, 2018, 5:05 am
$
0
0

Part Number:ADS7853

Hi,

my customer is currently working on a design with ADS7853 and they have a concern.

First they set the configuration register for 16-bit mode, 2 data lines, etc Data: “1000_1010_0001_0000”

Clock frequency is 2.5 MHz for testing, started at 10 Mhz and that is what they are going to use in their product.

 

Green: CS_n

Digital 1: SDI

Blue: SCLK

Yellow: SDOA

Purple: SDOB

 

Next they init a readout of the configured values:

 

Then they read the configured values(here it is obvious that the output data is launched on the falling edge of sclk):

 

Finally they entered “runtime” where the values are read often.

 

Here you can see that the data is launched on the rising edge of the sclk. The datasheet states that the data should be launched on falling edge.

See page 42 and 43 in the datasheet. D11 should be put out on the second falling sclk after cs_n has gone low.

I can’t find anywhere in the datasheet that data should be launched on the rising edge, however on page 41 it looks like it in the diagram but the text and table says falling edge.

could you please help us here.

regards,

Stani

↧
↧

AMC1210: Flip of sign

November 9, 2018, 6:12 am
$
0
0

Part Number:AMC1210

Hi,

We have the following system:

AMC1204 isolated Delta-Sigma Modulator generates data stream to AMC1210. CLKx is produced by the AMC1210. If we sweep through the whole range of the AMC1204 (-320mV...+320mV) the AMC1204 produces a datastream from permanent low over 50% low/high to permanent high. So far so good.
We now have the problem that some of the AMC1210 switches the sign of read-out value when we go close to the low limit of the AMC1204 (-320mV). In this case the AMC1204 produces a permanent low signal.

Questions:
1. Is it safe to operate the AMC1204 input voltage between -320mV and -500mV (+320mV to +500mV respective)? Does the AMC1204 still produces a permanent low (permanent high respective) signal? (clipping still working)

2. Is there any problem known when the AMC1210 has a permanent low input signal?

Thanks and best regards,

Patrick 

↧

TSW14J56EVM: Labview Automation APIs Guide

November 9, 2018, 6:21 am
$
0
0

Part Number:TSW14J56EVM

Hi,

Are there any available guide or tutorial for Labview Automation APIs which are installed with HSDC Pro.

First, I got ERROR 1379 and solved by instelling device drivers of labview.

Then I faced ERROR 63 and ERROR 66 and solved them, as well (Error can be found in folder named C:\Program Files (x86)\Texas Instruments\High Speed Data Converter Pro\HSDCPro Automation DLL. In this foldef, there is a file named Automation DLL Error Codes)

Last Error Code is 1004 which is for a missing Sub VIs. I couldn't manage to solve this problem because I dont know which sub VI is missing.

Could you please provide me some kind of guide to use VIs that come with HSDC Pro installation.

Regards.

↧

ADS114S08: ADC input range with 5V ref, AGND with gain.

November 9, 2018, 8:01 am
$
0
0

Part Number:ADS114S08

How do we use the ADS114S08 with a 5V reference and use AGND and use Gain? Is there a similar ADC that would allow that to work? I would like to measure some channels with a 0-5V range and some channels with a lower range and with gain. All single-ended and all with an external 5V reference. Any suggestions?

↧
Viewing all 5988 articles
Browse latest View live
Search
<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>